<?xml version="1.0" encoding="UTF-8"?>
<!-- generator="FeedCreator 1.8" -->
<?xml-stylesheet href="https://openvlsi.fke.tha.de/msvlsi/lib/exe/css.php?s=feed" type="text/css"?>
<rdf:RDF
    xmlns="http://purl.org/rss/1.0/"
    xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
    xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
    xmlns:dc="http://purl.org/dc/elements/1.1/">
    <channel rdf:about="https://openvlsi.fke.tha.de/msvlsi/feed.php">
        <title>Master VLSI SoSe 2026</title>
        <description></description>
        <link>https://openvlsi.fke.tha.de/msvlsi/</link>
        <image rdf:resource="https://openvlsi.fke.tha.de/msvlsi/lib/exe/fetch.php?media=wiki:dokuwiki.svg" />
       <dc:date>2026-07-03T06:11:42+00:00</dc:date>
        <items>
            <rdf:Seq>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?id=start&amp;rev=1782917307&amp;do=diff"/>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=fsm-design.pdf&amp;ns=0&amp;rev=1782475719&amp;tab_details=history&amp;media_do=diff&amp;do=media"/>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=synchronous-logic.pdf&amp;ns=0&amp;rev=1782475696&amp;tab_details=history&amp;media_do=diff&amp;do=media"/>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=concurrent-statements.pdf&amp;ns=0&amp;rev=1782475671&amp;tab_details=history&amp;media_do=diff&amp;do=media"/>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=vhdl-fundamentals.pdf&amp;ns=0&amp;rev=1782475657&amp;tab_details=history&amp;media_do=diff&amp;do=media"/>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=toolchain-vhdl-introduction.pdf&amp;ns=0&amp;rev=1782475643&amp;tab_details=history&amp;media_do=diff&amp;do=media"/>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=version-management.pdf&amp;ns=0&amp;rev=1782475627&amp;tab_details=history&amp;media_do=diff&amp;do=media"/>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=msvlsi-fpga-intro.pdf&amp;ns=0&amp;rev=1782475610&amp;tab_details=history&amp;media_do=diff&amp;do=media"/>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=msvlsi-intro.pdf&amp;ns=0&amp;rev=1782475573&amp;tab_details=history&amp;media_do=diff&amp;do=media"/>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=msvlsi-timing.pdf&amp;ns=0&amp;rev=1780084746&amp;tab_details=history&amp;media_do=diff&amp;do=media"/>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=0%3Amsvlsi-timing.pdf&amp;ns=0&amp;rev=1780084710&amp;tab_details=history&amp;media_do=diff&amp;do=media"/>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=mattvenn-insidecleanroom.mp4&amp;ns=0&amp;rev=1780084493&amp;tab_details=history&amp;media_do=diff&amp;do=media"/>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=0%3Aaufgabe1_daiawe_g.pdf&amp;ns=0&amp;rev=1780084466&amp;tab_details=history&amp;media_do=diff&amp;do=media"/>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=attachment.pdf&amp;ns=0&amp;rev=1780084251&amp;tab_details=history&amp;media_do=diff&amp;do=media"/>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=7seg.svg&amp;ns=0&amp;rev=1780083478&amp;tab_details=history&amp;media_do=diff&amp;do=media"/>
                <rdf:li rdf:resource="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=1w_telem_pin.png&amp;ns=0&amp;rev=1780083120&amp;tab_details=history&amp;media_do=diff&amp;do=media"/>
            </rdf:Seq>
        </items>
    </channel>
    <image rdf:about="https://openvlsi.fke.tha.de/msvlsi/lib/exe/fetch.php?media=wiki:dokuwiki.svg">
        <title>Master VLSI SoSe 2026</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/</link>
        <url>https://openvlsi.fke.tha.de/msvlsi/lib/exe/fetch.php?media=wiki:dokuwiki.svg</url>
    </image>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?id=start&amp;rev=1782917307&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2026-07-01T14:48:27+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>start - [Material] slides add name</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?id=start&amp;rev=1782917307&amp;do=diff</link>
        <description>Master VLSI

The master VLSI course covers the following topics

	*  An introduction to VHDL as digital hardware description language on Register-Transfer-Level.
	*  Simulation based verification on RTL level using GHDL.
	*  An overview of FPGA technology as reconfigurable hardware.</description>
    </item>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=fsm-design.pdf&amp;ns=0&amp;rev=1782475719&amp;tab_details=history&amp;media_do=diff&amp;do=media">
        <dc:format>text/html</dc:format>
        <dc:date>2026-06-26T12:08:39+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>fsm-design.pdf - created</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?image=fsm-design.pdf&amp;ns=0&amp;rev=1782475719&amp;tab_details=history&amp;media_do=diff&amp;do=media</link>
        <description>&lt;img src=&quot;https://openvlsi.fke.tha.de/msvlsi/lib/images/fileicons/svg/pdf.svg&quot; alt=&quot;fsm-design.pdf&quot; loading=&quot;lazy&quot; width=&quot;500&quot; height=&quot;500&quot; /&gt;</description>
    </item>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=synchronous-logic.pdf&amp;ns=0&amp;rev=1782475696&amp;tab_details=history&amp;media_do=diff&amp;do=media">
        <dc:format>text/html</dc:format>
        <dc:date>2026-06-26T12:08:16+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>synchronous-logic.pdf - created</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?image=synchronous-logic.pdf&amp;ns=0&amp;rev=1782475696&amp;tab_details=history&amp;media_do=diff&amp;do=media</link>
        <description>&lt;img src=&quot;https://openvlsi.fke.tha.de/msvlsi/lib/images/fileicons/svg/pdf.svg&quot; alt=&quot;synchronous-logic.pdf&quot; loading=&quot;lazy&quot; width=&quot;500&quot; height=&quot;500&quot; /&gt;</description>
    </item>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=concurrent-statements.pdf&amp;ns=0&amp;rev=1782475671&amp;tab_details=history&amp;media_do=diff&amp;do=media">
        <dc:format>text/html</dc:format>
        <dc:date>2026-06-26T12:07:51+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>concurrent-statements.pdf - created</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?image=concurrent-statements.pdf&amp;ns=0&amp;rev=1782475671&amp;tab_details=history&amp;media_do=diff&amp;do=media</link>
        <description>&lt;img src=&quot;https://openvlsi.fke.tha.de/msvlsi/lib/images/fileicons/svg/pdf.svg&quot; alt=&quot;concurrent-statements.pdf&quot; loading=&quot;lazy&quot; width=&quot;500&quot; height=&quot;500&quot; /&gt;</description>
    </item>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=vhdl-fundamentals.pdf&amp;ns=0&amp;rev=1782475657&amp;tab_details=history&amp;media_do=diff&amp;do=media">
        <dc:format>text/html</dc:format>
        <dc:date>2026-06-26T12:07:37+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>vhdl-fundamentals.pdf - created</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?image=vhdl-fundamentals.pdf&amp;ns=0&amp;rev=1782475657&amp;tab_details=history&amp;media_do=diff&amp;do=media</link>
        <description>&lt;img src=&quot;https://openvlsi.fke.tha.de/msvlsi/lib/images/fileicons/svg/pdf.svg&quot; alt=&quot;vhdl-fundamentals.pdf&quot; loading=&quot;lazy&quot; width=&quot;500&quot; height=&quot;500&quot; /&gt;</description>
    </item>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=toolchain-vhdl-introduction.pdf&amp;ns=0&amp;rev=1782475643&amp;tab_details=history&amp;media_do=diff&amp;do=media">
        <dc:format>text/html</dc:format>
        <dc:date>2026-06-26T12:07:23+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>toolchain-vhdl-introduction.pdf - created</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?image=toolchain-vhdl-introduction.pdf&amp;ns=0&amp;rev=1782475643&amp;tab_details=history&amp;media_do=diff&amp;do=media</link>
        <description>&lt;img src=&quot;https://openvlsi.fke.tha.de/msvlsi/lib/images/fileicons/svg/pdf.svg&quot; alt=&quot;toolchain-vhdl-introduction.pdf&quot; loading=&quot;lazy&quot; width=&quot;500&quot; height=&quot;500&quot; /&gt;</description>
    </item>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=version-management.pdf&amp;ns=0&amp;rev=1782475627&amp;tab_details=history&amp;media_do=diff&amp;do=media">
        <dc:format>text/html</dc:format>
        <dc:date>2026-06-26T12:07:07+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>version-management.pdf - created</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?image=version-management.pdf&amp;ns=0&amp;rev=1782475627&amp;tab_details=history&amp;media_do=diff&amp;do=media</link>
        <description>&lt;img src=&quot;https://openvlsi.fke.tha.de/msvlsi/lib/images/fileicons/svg/pdf.svg&quot; alt=&quot;version-management.pdf&quot; loading=&quot;lazy&quot; width=&quot;500&quot; height=&quot;500&quot; /&gt;</description>
    </item>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=msvlsi-fpga-intro.pdf&amp;ns=0&amp;rev=1782475610&amp;tab_details=history&amp;media_do=diff&amp;do=media">
        <dc:format>text/html</dc:format>
        <dc:date>2026-06-26T12:06:50+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>msvlsi-fpga-intro.pdf - created</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?image=msvlsi-fpga-intro.pdf&amp;ns=0&amp;rev=1782475610&amp;tab_details=history&amp;media_do=diff&amp;do=media</link>
        <description>&lt;img src=&quot;https://openvlsi.fke.tha.de/msvlsi/lib/images/fileicons/svg/pdf.svg&quot; alt=&quot;msvlsi-fpga-intro.pdf&quot; loading=&quot;lazy&quot; width=&quot;500&quot; height=&quot;500&quot; /&gt;</description>
    </item>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=msvlsi-intro.pdf&amp;ns=0&amp;rev=1782475573&amp;tab_details=history&amp;media_do=diff&amp;do=media">
        <dc:format>text/html</dc:format>
        <dc:date>2026-06-26T12:06:13+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>msvlsi-intro.pdf - created</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?image=msvlsi-intro.pdf&amp;ns=0&amp;rev=1782475573&amp;tab_details=history&amp;media_do=diff&amp;do=media</link>
        <description>&lt;img src=&quot;https://openvlsi.fke.tha.de/msvlsi/lib/images/fileicons/svg/pdf.svg&quot; alt=&quot;msvlsi-intro.pdf&quot; loading=&quot;lazy&quot; width=&quot;500&quot; height=&quot;500&quot; /&gt;</description>
    </item>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=msvlsi-timing.pdf&amp;ns=0&amp;rev=1780084746&amp;tab_details=history&amp;media_do=diff&amp;do=media">
        <dc:format>text/html</dc:format>
        <dc:date>2026-05-29T19:59:06+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>msvlsi-timing.pdf - created</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?image=msvlsi-timing.pdf&amp;ns=0&amp;rev=1780084746&amp;tab_details=history&amp;media_do=diff&amp;do=media</link>
        <description>&lt;img src=&quot;https://openvlsi.fke.tha.de/msvlsi/lib/images/fileicons/svg/pdf.svg&quot; alt=&quot;msvlsi-timing.pdf&quot; loading=&quot;lazy&quot; width=&quot;500&quot; height=&quot;500&quot; /&gt;</description>
    </item>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=0%3Amsvlsi-timing.pdf&amp;ns=0&amp;rev=1780084710&amp;tab_details=history&amp;media_do=diff&amp;do=media">
        <dc:format>text/html</dc:format>
        <dc:date>2026-05-29T19:58:30+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>msvlsi-timing.pdf - removed</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?image=0%3Amsvlsi-timing.pdf&amp;ns=0&amp;rev=1780084710&amp;tab_details=history&amp;media_do=diff&amp;do=media</link>
        <description>&lt;img src=&quot;https://openvlsi.fke.tha.de/msvlsi/lib/images/fileicons/svg/pdf.svg&quot; alt=&quot;msvlsi-timing.pdf&quot; loading=&quot;lazy&quot; width=&quot;500&quot; height=&quot;500&quot; /&gt;</description>
    </item>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=mattvenn-insidecleanroom.mp4&amp;ns=0&amp;rev=1780084493&amp;tab_details=history&amp;media_do=diff&amp;do=media">
        <dc:format>text/html</dc:format>
        <dc:date>2026-05-29T19:54:53+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>mattvenn-insidecleanroom.mp4 - created</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?image=mattvenn-insidecleanroom.mp4&amp;ns=0&amp;rev=1780084493&amp;tab_details=history&amp;media_do=diff&amp;do=media</link>
        <description>&lt;img src=&quot;https://openvlsi.fke.tha.de/msvlsi/lib/images/fileicons/svg/mp4.svg&quot; alt=&quot;mattvenn-insidecleanroom.mp4&quot; loading=&quot;lazy&quot; width=&quot;500&quot; height=&quot;500&quot; /&gt;</description>
    </item>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=0%3Aaufgabe1_daiawe_g.pdf&amp;ns=0&amp;rev=1780084466&amp;tab_details=history&amp;media_do=diff&amp;do=media">
        <dc:format>text/html</dc:format>
        <dc:date>2026-05-29T19:54:26+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>aufgabe1_daiawe_g.pdf - removed</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?image=0%3Aaufgabe1_daiawe_g.pdf&amp;ns=0&amp;rev=1780084466&amp;tab_details=history&amp;media_do=diff&amp;do=media</link>
        <description>&lt;img src=&quot;https://openvlsi.fke.tha.de/msvlsi/lib/images/fileicons/svg/pdf.svg&quot; alt=&quot;aufgabe1_daiawe_g.pdf&quot; loading=&quot;lazy&quot; width=&quot;500&quot; height=&quot;500&quot; /&gt;</description>
    </item>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=attachment.pdf&amp;ns=0&amp;rev=1780084251&amp;tab_details=history&amp;media_do=diff&amp;do=media">
        <dc:format>text/html</dc:format>
        <dc:date>2026-05-29T19:50:51+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>attachment.pdf - removed</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?image=attachment.pdf&amp;ns=0&amp;rev=1780084251&amp;tab_details=history&amp;media_do=diff&amp;do=media</link>
        <description>&lt;img src=&quot;https://openvlsi.fke.tha.de/msvlsi/lib/images/fileicons/svg/pdf.svg&quot; alt=&quot;attachment.pdf&quot; loading=&quot;lazy&quot; width=&quot;500&quot; height=&quot;500&quot; /&gt;</description>
    </item>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=7seg.svg&amp;ns=0&amp;rev=1780083478&amp;tab_details=history&amp;media_do=diff&amp;do=media">
        <dc:format>text/html</dc:format>
        <dc:date>2026-05-29T19:37:58+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>7seg.svg - removed</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?image=7seg.svg&amp;ns=0&amp;rev=1780083478&amp;tab_details=history&amp;media_do=diff&amp;do=media</link>
        <description>&lt;img src=&quot;https://openvlsi.fke.tha.de/msvlsi/lib/exe/fetch.php?w=500&amp;amp;h=500&amp;amp;tok=c84ba5&amp;amp;media=7seg.svg&quot; alt=&quot;7seg.svg&quot; loading=&quot;lazy&quot; width=&quot;500&quot; height=&quot;500&quot; /&gt;</description>
    </item>
    <item rdf:about="https://openvlsi.fke.tha.de/msvlsi/doku.php?image=1w_telem_pin.png&amp;ns=0&amp;rev=1780083120&amp;tab_details=history&amp;media_do=diff&amp;do=media">
        <dc:format>text/html</dc:format>
        <dc:date>2026-05-29T19:32:00+00:00</dc:date>
        <dc:creator>beckmanf (beckmanf@undisclosed.example.com)</dc:creator>
        <title>1w_telem_pin.png - removed</title>
        <link>https://openvlsi.fke.tha.de/msvlsi/doku.php?image=1w_telem_pin.png&amp;ns=0&amp;rev=1780083120&amp;tab_details=history&amp;media_do=diff&amp;do=media</link>
        <description>&lt;img src=&quot;https://openvlsi.fke.tha.de/msvlsi/lib/exe/fetch.php?w=500&amp;amp;h=500&amp;amp;tok=5f6e40&amp;amp;media=1w_telem_pin.png&quot; alt=&quot;1w_telem_pin.png&quot; loading=&quot;lazy&quot; width=&quot;500&quot; height=&quot;500&quot; /&gt;</description>
    </item>
</rdf:RDF>
